Titlebook: Designing Reliable and Efficient Networks on Chips; Srinivasan Murali Book 2009 Springer Science+Business Media B.V. 2009 Design.Networks

征服

Trypsin

averse

Misha E. Kilmer,Dianne P. O’Learyll inherently nonscalable, as all the cores need to connect to a single crossbar matrix. To provide a scalable infrastructure, we need to utilize many such crossbar matrices in the design. NoCs can be viewed as a logical extension of this concept, where multiple switches are used to connect the core

明確

https://doi.org/10.1007/978-0-8176-4968-5classified into two main categories: standard and application-specific custom topologies. In the standard topologies, the interconnection structure ensures full connectivity between the cores: that is, any core is reachable from any other core. Examples of such topologies include mesh, torus, hyperc

推遲

檢查

G20 Entrepreneurship Services Report it becomes cost-effective to integrate several different applications or use-cases onto a single SoC chip. As an example, the . (.) set-top box SoC based on the Philips Nexperia platform has multiple resolution video processing capabilities (like high definition, standard definition), multiple pict

一起平行

招致

G20 Entrepreneurship Services Report delay (Wang and McNall, IEEE Workshop on Microelectronics and Electron Devices, pp.?64–66, 2004). Wire delay is also affected by other forms of interference such as supply bounce, transmission line effects, etc. (Chen et al., Proc. DAC, pp.?860–865, June 2002; Restle et al., IEEE Journal of Solid-S

Gudgeon

G20 Entrepreneurship Services Reporth as soft-errors. To handle such errors, we need support at the design level, as well as at the architectural level. In this chapter, we present architectural level support for fault-tolerance, while in the next chapter, we present design level support. Please note that an additional level of error

MILK

G20 Entrepreneurship Services Reporthip memories are especially susceptible to Single Event Upsets (SEUs) such as soft errors, as the transient noise sources can flip the bits in the memory cells. Since the memories store the instructions and data that are used by the processors, having permanent or temporary failures in memories can