找回密碼
 To register

QQ登錄

只需一步,快速開(kāi)始

掃一掃,訪問(wèn)微社區(qū)

打印 上一主題 下一主題

Titlebook: VHDL and FPLDs in Digital Systems Design, Prototyping and Customization; Zoran Salcic Book 1998 Springer Science+Business Media New York 1

[復(fù)制鏈接]
查看: 33641|回復(fù): 61
樓主
發(fā)表于 2025-3-21 18:16:12 | 只看該作者 |倒序?yàn)g覽 |閱讀模式
書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization
編輯Zoran Salcic
視頻videohttp://file.papertrans.cn/981/980057/980057.mp4
圖書(shū)封面Titlebook: VHDL and FPLDs in Digital Systems Design, Prototyping and Customization;  Zoran Salcic Book 1998 Springer Science+Business Media New York 1
描述This book represents an attempt to treat three aspects of digital systems, design, prototyping and customization, in an integrated manner using two major technologies: VHSIC Hardware Description Language (VHDL) as a modeling and specification tool, and Field-Programmable Logic Devices (FPLDs) as an implementation technology. They together make a very powerful combination for complex digital systems rapid design and prototyping as the important steps towards manufacturing, or, in the case of feasible quantities, they also provide fast system manufacturing. Combining these two technologies makes possible implementation of very complex digital systems at the desk. VHDL has become a standard tool to capture features of digital systems in a form of behavioral, dataflow or structural models providing a high degree of flexibility. When augmented by a good simulator, VHDL enables extensive verification of features of the system under design, reducing uncertainties at the latter phases of design process. As such, it becomes an unavoidable modeling tool to model digital systems at various levels of abstraction.
出版日期Book 1998
關(guān)鍵詞Hardware; Hardwarebeschreibungssprache; Programmable Logic; Software; VHDL; architecture; computer; digital
版次1
doihttps://doi.org/10.1007/978-1-4615-5827-9
isbn_softcover978-1-4613-7671-2
isbn_ebook978-1-4615-5827-9
copyrightSpringer Science+Business Media New York 1998
The information of publication is updating

書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization影響因子(影響力)




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization影響因子(影響力)學(xué)科排名




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization網(wǎng)絡(luò)公開(kāi)度




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization網(wǎng)絡(luò)公開(kāi)度學(xué)科排名




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization被引頻次




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization被引頻次學(xué)科排名




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization年度引用




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization年度引用學(xué)科排名




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization讀者反饋




書(shū)目名稱VHDL and FPLDs in Digital Systems Design, Prototyping and Customization讀者反饋學(xué)科排名




單選投票, 共有 0 人參與投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用戶組沒(méi)有投票權(quán)限
沙發(fā)
發(fā)表于 2025-3-21 23:03:33 | 只看該作者
Structural VHDLems. In a structural architecture, components that will be used are declared, then instances of components created with particular mappings of signal wires to the various pins of components. Each component instantiation is a concurrent statement, similar to those already described.
板凳
發(fā)表于 2025-3-22 03:32:57 | 只看該作者
Advanced Topics in VHDLion functions and multiple drivers. They demonstrate how the user can create his/her own packages and libraries, reusability of previous designs, and some of the major advantages of VHDL to create one’s own data types and operations, as was partially shown in the discussion on enumerated types and subtypes.
地板
發(fā)表于 2025-3-22 07:57:16 | 只看該作者
Using VHDL to Design for Altera’s Fpldses presented in Part 1. Further examples of VHDL descriptions which result in valid synthesized circuits for Altera FPLDs are also presented. More complex examples and features of Altera’s VHDL implementation and its use in design for FPLDs can be found in the later chapters of Part 3.
5#
發(fā)表于 2025-3-22 12:15:39 | 只看該作者
http://image.papertrans.cn/v/image/980057.jpg
6#
發(fā)表于 2025-3-22 14:57:15 | 只看該作者
https://doi.org/10.1007/978-1-4615-5827-9Hardware; Hardwarebeschreibungssprache; Programmable Logic; Software; VHDL; architecture; computer; digital
7#
發(fā)表于 2025-3-22 18:31:04 | 只看該作者
978-1-4613-7671-2Springer Science+Business Media New York 1998
8#
發(fā)表于 2025-3-22 22:53:51 | 只看該作者
9#
發(fā)表于 2025-3-23 02:06:12 | 只看該作者
10#
發(fā)表于 2025-3-23 05:52:21 | 只看該作者
 關(guān)于派博傳思  派博傳思旗下網(wǎng)站  友情鏈接
派博傳思介紹 公司地理位置 論文服務(wù)流程 影響因子官網(wǎng) 吾愛(ài)論文網(wǎng) 大講堂 北京大學(xué) Oxford Uni. Harvard Uni.
發(fā)展歷史沿革 期刊點(diǎn)評(píng) 投稿經(jīng)驗(yàn)總結(jié) SCIENCEGARD IMPACTFACTOR 派博系數(shù) 清華大學(xué) Yale Uni. Stanford Uni.
QQ|Archiver|手機(jī)版|小黑屋| 派博傳思國(guó)際 ( 京公網(wǎng)安備110108008328) GMT+8, 2025-10-9 15:47
Copyright © 2001-2015 派博傳思   京公網(wǎng)安備110108008328 版權(quán)所有 All rights reserved
快速回復(fù) 返回頂部 返回列表
盘锦市| 荃湾区| 历史| 嘉黎县| 铅山县| 绥德县| 南部县| 宝丰县| 松江区| 兴宁市| 准格尔旗| 芷江| 鹿邑县| 湟中县| 利辛县| 那坡县| 普陀区| 秭归县| 南开区| 五常市| 榕江县| 临西县| 常熟市| 卫辉市| 大渡口区| 松桃| 固安县| 桐乡市| 兴宁市| 来凤县| 井研县| 梁河县| 丰宁| 澳门| 泗水县| 嘉峪关市| 保德县| 孝昌县| 化德县| 奉新县| 砀山县|