| 書(shū)目名稱 | Transactional Memory | | 編輯 | James R. Larus,Ravi Rajwar | | 視頻video | http://file.papertrans.cn/928/927740/927740.mp4 | | 叢書(shū)名稱 | Synthesis Lectures on Computer Architecture | | 圖書(shū)封面 |  | | 描述 | The advent of multicore processors has renewed interest in the idea of incorporating transactions into the programming model used to write parallel programs. This approach, known as transactional memory, offers an alternative, and hopefully better, way to coordinate concurrent threads. The ACI (atomicity, consistency, isolation) properties of transactions provide a foundation to ensure that concurrent reads and writes of shared data do not produce inconsistent or incorrect results. At a higher level, a computation wrapped in a transaction executes atomically – either it completes successfully and commits its result in its entirety or it aborts. In addition, isolation ensures the transaction produces the same result as if no other transactions were executing concurrently. Although transactions are not a parallel programming panacea, they shift much of the burden of synchronizing and coordinating parallel computations from a programmer to a compiler, runtime system, and hardware. The challenge for the system implementers is to build an efficient transactional memory infrastructure. This book presents an overview of the state of the art in the design and implementation of transactiona | | 出版日期 | Book 2007 | | 版次 | 1 | | doi | https://doi.org/10.1007/978-3-031-01719-3 | | isbn_ebook | 978-3-031-01719-3Series ISSN 1935-3235 Series E-ISSN 1935-3243 | | issn_series | 1935-3235 | | copyright | Springer Nature Switzerland AG 2007 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國(guó)際
( 京公網(wǎng)安備110108008328)
GMT+8, 2026-1-21 05:41
發(fā)表于 2025-3-21 17:02:42
