| 書目名稱 | Test and Design-for-Testability in Mixed-Signal Integrated Circuits | | 編輯 | José L. Huertas | | 視頻video | http://file.papertrans.cn/904/903334/903334.mp4 | | 概述 | Probably, the strongest points of this book are the following:.Presentation of the basic principles for Digital Signal Processing-based measurements and their use in a test context..Description of a h | | 圖書封面 |  | | 描述 | .Test and Design-for-Testability in Mixed-Signal Integrated Circuits. deals with test and design for test of analog and mixed-signal integrated circuits. Especially in System-on-Chip (SoC), where different technologies are intertwined (analog, digital, sensors, RF); test is becoming a true bottleneck of present and future IC projects. Linking design and test in these heterogeneous systems will have a tremendous impact in terms of test time, cost and proficiency. Although it is recognized as a key issue for developing complex ICs, there is still a lack of structured references presenting the major topics in this area. The aim of this book is to present basic concepts and new ideas in a manner understandable for both professionals and students. Since this is an active research field, a comprehensive state-of-the-art overview is very valuable, introducing the main problems as well as the ways of solution that seem promising, emphasizing their basis, strengths and weaknesses. ..In essence, several topics are presented in detail. First of all, techniques for the efficient use of DSP-based test and CAD test tools. Standardization is another topic considered in the book, with focus on the | | 出版日期 | Book 2004 | | 關(guān)鍵詞 | CAD; Sensor; SoC; Standard; digital signal processor; drift transistor; filter; integrated circuit; system o | | 版次 | 1 | | doi | https://doi.org/10.1007/978-0-387-23521-9 | | isbn_softcover | 978-1-4419-5422-0 | | isbn_ebook | 978-0-387-23521-9 | | copyright | Springer Science+Business Media New York 2004 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-5 21:20
發(fā)表于 2025-3-21 17:20:43
