Titlebook: Reuse Methodology Manual for System-On-A-Chip Designs; Michael Keating,Pierre Bricaud Book 1998 Springer-Verlag US 1998 ASIC.RTL.Scratch.i

hearing-aid

書目名稱Reuse Methodology Manual for System-On-A-Chip Designs影響因子(影響力)




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs影響因子(影響力)學科排名




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs網(wǎng)絡(luò)公開度




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs網(wǎng)絡(luò)公開度學科排名




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs被引頻次




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs被引頻次學科排名




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs年度引用




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs年度引用學科排名




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs讀者反饋




書目名稱Reuse Methodology Manual for System-On-A-Chip Designs讀者反饋學科排名

600

https://doi.org/10.1007/978-1-4757-2887-3ASIC; RTL; Scratch; integrated circuit; system on chip (SoC); transistor

DAMN

Foment

System-Level Design Issues: Rules and Tools,This chapter discusses system-level issues such as layout, clocking, floorplanning, on-chip busing, and strategies for synthesis, verification, and testing. These elements must be agreed upon . the components of the chip are selected or designed.

辯論的終結(jié)

委派

Synapse

Macro Synthesis Guidelines,This chapter discusses strategies for developing macro synthesis scripts that enable the integrator to synthesize the macro and meet timing goals. The topics include:

fluoroscopy

Macro Verification Guidelines,This chapter discusses issues in simulating and verifying macros, including the importance of reusable testbenches and test suites. The topics are:

Veneer

Developing Hard Macros,This chapter discusses issues that are specific to the development of hard macros. In particular, it discusses the need for simulation, layout, and timing models, as well as the differing productization requirements and deliverables for hard macros. The topics are:

microscopic