Titlebook: Reuse Methodology Manual; For System-on-a-Chip Michael Keating,Pierre Bricaud Book 1999Latest edition Kluwer Academic Publishers 1999 ASIC.

Vertebra

壓迫

Developing Hard Macros,This chapter discusses issues that are specific to the development of hard macros. In particular, it discusses the need for simulation, layout, and timing models, as well as the differing productization requirements and deliverables for hard macros. The topics are:

確定無(wú)疑

Macro Deployment: Packaging for Reuse,This chapter discusses macro deployment issues, including deliverables for hard and soft macros and the importance of keeping a design archive. The topics are:

occult

System Integration with Reusable Macros,This chapter discusses the process of integrating completed macros into the whole chip environment. The topics are:

帶來(lái)

Capture

內(nèi)行

Implementing a Reuse Process,This chapter addresses requirements for establishing reuse processes within a company. These requirements include tools, process inventories, macro libraries, and pilot projects. Topics in this chapter include:

indoctrinate

平項(xiàng)山

Macro Verification Guidelines,acro must exactly match the functionality and timing described in the functional specification. This chapter discusses issues in simulating and verifying macros, including the importance of reusable testbenches and test suites, and timing verification. The topics are:

Terrace