Titlebook: Reconfigurable Computing: Architectures, Tools, and Applications; 4th International Wo Roger Woods,Katherine Compton,Pedro C. Diniz Confere

Phenothiazines

Run-Time Adaptable Architectures for Heterogeneous Behavior Embedded Systemsroposed reconfigurable architectures targets static data stream oriented applications, optimizing very specific computational kernels, corresponding to the typical embedded systems characteristics in the past. Modern embedded devices, however, impose totally new requirements. They are expected to su

矛盾

FPGA-Based Real-Time Super-Resolution on an Adaptive Image Sensorexposure times limit their applications to static images due to the motion blur effect. This work presents a system that reduces the motion blurring using a time-variant image sensor. This sensor can combine several pixels together to form a larger pixel when it is necessary. Larger pixels require s

Fibrinogen

Mortar

不能逃避

A New Self-managing Hardware Design Approach for FPGA-Based Reconfigurable Systemselligent and autonomous way. To cope with all non-deterministic changes and events that dynamically occur in a system’s environment, a new “self-managing based” design approaches must be developed. Within this framework, an architectural network-based approach can be a good solution for the high dem

容易懂得

A Preemption Algorithm for a Multitasking Environment on Dynamically Reconfigurable Processorted, necessary state information of the interrupted task in registers and distributed internal memories must be correctly preserved. This paper aims at studying a method for saving and restoring the state data of a hardware task, executing on a dynamically reconfigurable processing array, taking int

Ergots

Accelerating Speculative Execution in High-Level Synthesis with Cancel Tokensmancewise, this method is considerably faster than lenient execution, and faster than any other known approach applicable for general (including non-pipelined) computation structures. We present experimental evidence obtained by implementing our method as part of the high-level language hardware/sof

Canary

A Custom Processor for a TDMA Solver in a CFD Applicationping board based on Virtex4LX FPGAs and uses a dedicated memory cache system, address generators and a deep pipelined floating-point datapath. Running at 100MHz and assuming the input data already in the cache memories, the system reaches a throughput greater than 1.4GFLOPS.

FRET

Synthesizing FPGA Circuits from Parallel Programsduces Verilog output which is mapped to FPGAs. We can then choose to apply analysis and verification techniques to either the high level representation in C# or other .NET languages or to the generated RTL netlisits.

SPURN