| 書目名稱 | Rapid Prototyping of Digital Systems | | 副標(biāo)題 | Quartus? II Edition | | 編輯 | James O. Hamblen,Tyson S. Hall,Michael D. Furman | | 視頻video | http://file.papertrans.cn/822/821212/821212.mp4 | | 概述 | Uses Altera‘s new Quartus II CAD tool.Includes laboratory projects for Altera‘s UP 2 and the new UP 3 FPGA board.Presents System-on-a-Programmable Chip design using the NIOS processor.Includes supplem | | 圖書封面 |  | | 描述 | .Rapid Prototyping of Digital Systems: Quartus II Edition. provides an exciting and challenging laboratory component for undergraduate digital logic and computer design courses using FPGAs and CAD tools for simulation and hardware implementation. The more advanced topics and exercises also make this text useful for upper level courses in digital logic, programmable logic, and embedded systems. This new version of the widely used Rapid Prototyping of Digital Systems, Second Edition, now uses Altera‘s new Quartus II CAD tool and includes laboratory projects for Altera‘s UP 2 and the new UP 3 FPGA board. .Rapid Prototyping of Digital Systems: Quartus II Edition. includes four tutorials on the Altera Quartus II and NIOS II tool environment, an overview of programmable logic, and IP cores with several easy-to-use input and output functions. These features were developed to help students get started quickly. Early design examples use schematic capture and IP cores developed for the Altera UP FPGA boards. VHDL is used for more complex designs after a short introduction to VHDL-based synthesis. New to this edition is an overview of System-on-a-Programmable Chip (SOPC) technology and SOPC d | | 出版日期 | Textbook 2006 | | 關(guān)鍵詞 | FPGA; Field Programmable Gate Array; Hardware; computer; computer-aided design (CAD); embedded systems; lo | | 版次 | 1 | | doi | https://doi.org/10.1007/0-387-28965-8 | | isbn_softcover | 978-0-387-27728-8 | | isbn_ebook | 978-0-387-28965-6 | | copyright | Springer-Verlag US 2006 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2026-1-20 08:30
發(fā)表于 2025-3-21 17:15:20
