| 書目名稱 | Principles of Secure Processor Architecture Design | | 編輯 | Jakub Szefer | | 視頻video | http://file.papertrans.cn/756/755795/755795.mp4 | | 叢書名稱 | Synthesis Lectures on Computer Architecture | | 圖書封面 |  | | 描述 | .With growing interest in computer security and the protection of the code and data which execute on commodity computers,the amount of hardware security features in today‘s processors has increased significantly over the recent years. No longer of just academic interest, security features inside processors have been embraced by industry as well, with a number of commercial secure processor architectures available today. This book aims to give readers insights into the principles behind the design of academic and commercial secure processor architectures. Secure processor architecture research is concerned with exploring and designing hardware features inside computer processors, features which can help protect confidentiality and integrity of the code and data executing on the processor. Unlike traditional processor architecture research that focuses on performance, efficiency, and energy as the first-order design objectives,secure processor architecture design has security as the first-order design objective (while still keeping the others as important design aspects that need to be considered)...This book aims to present the different challenges of secure processor architecture d | | 出版日期 | Book 2019 | | 版次 | 1 | | doi | https://doi.org/10.1007/978-3-031-01760-5 | | isbn_softcover | 978-3-031-00632-6 | | isbn_ebook | 978-3-031-01760-5Series ISSN 1935-3235 Series E-ISSN 1935-3243 | | issn_series | 1935-3235 | | copyright | Springer Nature Switzerland AG 2019 |
The information of publication is updating
|
|
|Archiver|手機版|小黑屋|
派博傳思國際
( 京公網安備110108008328)
GMT+8, 2025-10-8 22:01
發(fā)表于 2025-3-21 16:23:35
