| 書目名稱 | Power-Constrained Testing of VLSI Circuits |
| 副標(biāo)題 | A Guide to the IEEE |
| 編輯 | Nicola Nicolici,Bashir M. Al-Hashimi |
| 視頻video | http://file.papertrans.cn/753/752726/752726.mp4 |
| 叢書名稱 | Frontiers in Electronic Testing |
| 圖書封面 |  |
| 描述 | .Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease the reliability of the circuit under test due to higher temperature and current density...Power-Constrained Testing of VLSI Circuits. focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. The first part of this book surveys the existing techniques for power constrained testing of VLSI circuits. In the second part, several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths are presented. . |
| 出版日期 | Book 2003 |
| 關(guān)鍵詞 | Standard; VLSI; algorithms; architecture; automation; drift transistor; integrated circuit; logic; model; mod |
| 版次 | 1 |
| doi | https://doi.org/10.1007/b105922 |
| isbn_softcover | 978-1-4419-5315-5 |
| isbn_ebook | 978-0-306-48731-6Series ISSN 0929-1296 |
| issn_series | 0929-1296 |
| copyright | Springer Science+Business Media Dordrecht 2003 |
|Archiver|手機(jī)版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-9 02:48
發(fā)表于 2025-3-21 17:55:51
