| 書(shū)目名稱(chēng) | Power-Aware Computer Systems |
| 副標(biāo)題 | 4th International Wo |
| 編輯 | Babak Falsafi,T. N. VijayKumar |
| 視頻video | http://file.papertrans.cn/753/752718/752718.mp4 |
| 叢書(shū)名稱(chēng) | Lecture Notes in Computer Science |
| 圖書(shū)封面 |  |
| 描述 | Welcome to the proceedings of the Power-Aware Computer Systems (PACS 2004) workshop held in conjunction with the 37th Annual International Sym- sium on Microarchitecture (MICRO-37). The continued increase of power and energy dissipation in computer systems has resulted in higher cost, lower re- ability, and reduced battery life in portable systems. Consequently, power and energy have become ?rst-class constraints at all layers of modern computer s- tems. PACS 2004 is the fourth workshop in its series to explore techniques to reduce power and energy at all levels of computer systems and brings together academic and industry researchers. The papers in these proceedings span a wide spectrum of areas in pow- aware systems. We have grouped the papers into the following categories: (1) microarchitecture- and circuit-level techniques, (2) power-aware memory and interconnect systems, and (3) frequency- and voltage-scaling techniques. The ?rst paper in the microarchitecture group proposes banking and wri- back ?ltering to reduce register ?le power. The second paper in this group - timizes both delay and power of the issue queue by packing two instructions in each issue queue entry and by me |
| 出版日期 | Conference proceedings 2005 |
| 關(guān)鍵詞 | Computer; Embedded System; architecture; circuit design; embedded systems; energy dissipation; hardware de |
| 版次 | 1 |
| doi | https://doi.org/10.1007/11574859 |
| isbn_softcover | 978-3-540-29790-1 |
| isbn_ebook | 978-3-540-31485-1Series ISSN 0302-9743 Series E-ISSN 1611-3349 |
| issn_series | 0302-9743 |
| copyright | Springer-Verlag Berlin Heidelberg 2005 |
|Archiver|手機(jī)版|小黑屋|
派博傳思國(guó)際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-5 03:48
發(fā)表于 2025-3-21 16:51:49
