找回密碼
 To register

QQ登錄

只需一步,快速開始

掃一掃,訪問微社區(qū)

打印 上一主題 下一主題

Titlebook: Optimal VLSI Architectural Synthesis; Area, Performance an Catherine H. Gebotys,Mohamed I. Elmasry Book 1992 Kluwer Academic Publishers 199

[復(fù)制鏈接]
查看: 13666|回復(fù): 55
樓主
發(fā)表于 2025-3-21 20:07:31 | 只看該作者 |倒序瀏覽 |閱讀模式
書目名稱Optimal VLSI Architectural Synthesis
副標題Area, Performance an
編輯Catherine H. Gebotys,Mohamed I. Elmasry
視頻videohttp://file.papertrans.cn/703/702951/702951.mp4
叢書名稱The Springer International Series in Engineering and Computer Science
圖書封面Titlebook: Optimal VLSI Architectural Synthesis; Area, Performance an Catherine H. Gebotys,Mohamed I. Elmasry Book 1992 Kluwer Academic Publishers 199
描述Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there- fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo- rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn- thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as techno
出版日期Book 1992
關(guān)鍵詞VLSI; algorithms; analog; architecture; complexity; computer; design process; filter; integrated circuit; mod
版次1
doihttps://doi.org/10.1007/978-1-4615-4018-2
isbn_softcover978-1-4613-6797-0
isbn_ebook978-1-4615-4018-2Series ISSN 0893-3405
issn_series 0893-3405
copyrightKluwer Academic Publishers 1992
The information of publication is updating

書目名稱Optimal VLSI Architectural Synthesis影響因子(影響力)




書目名稱Optimal VLSI Architectural Synthesis影響因子(影響力)學(xué)科排名




書目名稱Optimal VLSI Architectural Synthesis網(wǎng)絡(luò)公開度




書目名稱Optimal VLSI Architectural Synthesis網(wǎng)絡(luò)公開度學(xué)科排名




書目名稱Optimal VLSI Architectural Synthesis被引頻次




書目名稱Optimal VLSI Architectural Synthesis被引頻次學(xué)科排名




書目名稱Optimal VLSI Architectural Synthesis年度引用




書目名稱Optimal VLSI Architectural Synthesis年度引用學(xué)科排名




書目名稱Optimal VLSI Architectural Synthesis讀者反饋




書目名稱Optimal VLSI Architectural Synthesis讀者反饋學(xué)科排名




單選投票, 共有 1 人參與投票
 

1票 100.00%

Perfect with Aesthetics

 

0票 0.00%

Better Implies Difficulty

 

0票 0.00%

Good and Satisfactory

 

0票 0.00%

Adverse Performance

 

0票 0.00%

Disdainful Garbage

您所在的用戶組沒有投票權(quán)限
沙發(fā)
發(fā)表于 2025-3-21 20:38:25 | 只看該作者
Behavioral and Structural Interfacesthe behavioral input to an architectural synthesizer and a definition of its interface to external processes will follow below. Interface descriptions for analog and asynchronous or data dependent tasks are examined. Both the definition of a schedule and the specification of hardware primitives outp
板凳
發(fā)表于 2025-3-22 04:07:29 | 只看該作者
State of the Art Synthesisduction to the mathematics involved in solving these problems. We examine previous research as it relates to each problem including independent subtask optimizations, simultaneous approaches to synthesis, and mathematical models. In addition we will briefly discuss feasibility models, cost functions
地板
發(fā)表于 2025-3-22 06:10:34 | 只看該作者
Introduction to Integer Programmingfor IP. Section 4.2 discusses state of the art solutions of general IP problems including classical enumerative and heuristic approaches (ie. simulated annealing). Recent successes in polyhedral approaches to solving partially structured IPs are outlined in section 4.3. Finally the definition and pa
5#
發(fā)表于 2025-3-22 08:42:35 | 只看該作者
A Methodology for Architectural Synthesisis with Interface Constraints) the high level synthesis tool, to be defined in chapter 6 and 7, can support. ’ The high level systems design methodology and specific OASIC methodology are defined below. In summary we discuss the impact of the OASIC tool on industrial CAD needs.
6#
發(fā)表于 2025-3-22 13:57:35 | 只看該作者
Simultaneous Scheduling, and Selection and Allocation of Functional Unitsn this chapter. In general the problem is modeled as an assignment problem, where the variables represent a placement of code operations in two-dimensional space. The two-dimensional space is defined by time (in terms of control steps) and area (in terms of functional units).
7#
發(fā)表于 2025-3-22 20:02:58 | 只看該作者
8#
發(fā)表于 2025-3-22 22:33:02 | 只看該作者
9#
發(fā)表于 2025-3-23 01:52:33 | 只看該作者
10#
發(fā)表于 2025-3-23 09:06:30 | 只看該作者
 關(guān)于派博傳思  派博傳思旗下網(wǎng)站  友情鏈接
派博傳思介紹 公司地理位置 論文服務(wù)流程 影響因子官網(wǎng) 吾愛論文網(wǎng) 大講堂 北京大學(xué) Oxford Uni. Harvard Uni.
發(fā)展歷史沿革 期刊點評 投稿經(jīng)驗總結(jié) SCIENCEGARD IMPACTFACTOR 派博系數(shù) 清華大學(xué) Yale Uni. Stanford Uni.
QQ|Archiver|手機版|小黑屋| 派博傳思國際 ( 京公網(wǎng)安備110108008328) GMT+8, 2025-10-11 04:48
Copyright © 2001-2015 派博傳思   京公網(wǎng)安備110108008328 版權(quán)所有 All rights reserved
快速回復(fù) 返回頂部 返回列表
玛多县| 萍乡市| 普陀区| 尉犁县| 福泉市| 临高县| 南江县| 禹州市| 绥芬河市| 绥棱县| 平泉县| 新昌县| 含山县| 高雄县| 平利县| 余姚市| 永宁县| 定陶县| 商洛市| 广河县| 怀宁县| 赫章县| 合山市| 彩票| 罗山县| 普兰县| 永年县| 河间市| 兴业县| 凉山| 高密市| 松桃| 乐业县| 柳州市| 田阳县| 乳山市| 利川市| 张家界市| 吉隆县| 南澳县| 蓬莱市|