Titlebook: Minimizing and Exploiting Leakage in VLSI Design; Nikhil Jayakumar,Suganth Paul,Sunil P. Khatri Book 2010 Springer-Verlag US 2010 ASIC.EDA

Debilitate

書目名稱Minimizing and Exploiting Leakage in VLSI Design影響因子(影響力)




書目名稱Minimizing and Exploiting Leakage in VLSI Design影響因子(影響力)學科排名




書目名稱Minimizing and Exploiting Leakage in VLSI Design網(wǎng)絡公開度




書目名稱Minimizing and Exploiting Leakage in VLSI Design網(wǎng)絡公開度學科排名




書目名稱Minimizing and Exploiting Leakage in VLSI Design被引頻次




書目名稱Minimizing and Exploiting Leakage in VLSI Design被引頻次學科排名




書目名稱Minimizing and Exploiting Leakage in VLSI Design年度引用




書目名稱Minimizing and Exploiting Leakage in VLSI Design年度引用學科排名




書目名稱Minimizing and Exploiting Leakage in VLSI Design讀者反饋




書目名稱Minimizing and Exploiting Leakage in VLSI Design讀者反饋學科排名

調(diào)情

刪減

漫不經(jīng)心

https://doi.org/10.1007/978-1-4419-0950-3ASIC; EDA; Electronic Design Automation; Leakage; Low Power Design; Sub-threshold logic; Transistor; VLSI; V

Prophylaxis

978-1-4899-8529-3Springer-Verlag US 2010

縮減了

chiropractor

Unsaturated-Fat

e second technique reduces leakage by applying the optimal Reverse Body Bias (RBB) voltage. This book also shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic..978-1-4899-8529-3978-1-4419-0950-3

率直

斜谷

Self-Competitive Neural NetworksNN tries to improve its accuracy by competing with itself (generating hard samples and then learning them), the technique is called Self-Competitive Neural Network (SCNN). To generate such samples, we pose the problem as an optimization task, where the network weights are fixed and use a gradient de