Titlebook: Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation; 19th International W José Monteiro,René Leuke

改正

Robust Low Power Embedded SRAM Design: From System to Memory Cellscaling for some time was a natural part of technology scaling, which automatically resulted in power reduction. For sub-100nm technologies it has been difficult to reduce active power consumption for SRAMs, because the amount of memory in digital ICs is still increasing and the memory bit cell does

GROG

Variability in Advanced Nanometer Technologies: Challenges and SolutionsDue to the difficulty in process control in advanced nanometer technologies, manufacturing-induced variations are growing both in number and as a percentage of device feature sizes, and a deep understanding of the different sources of variation, along with their characterization and modeling, has be

Cabg318

Subthreshold Circuit Design for Ultra-Low-Power Applicationsting in weak inversion (subthreshold) regime. Minimum size pMOS transistors with shorted drain-substrate contacts are used as gate-controlled, very high resistivity load devices. Based on the proposed approach, the power consumption and the operation frequency of logic circuits can be scaled down li

蛙鳴聲

convulsion

鎮(zhèn)痛劑

誰在削木頭

flaggy

Exponent Monte Carlo for Quick Statistical Circuit Simulationr verifying high circuit yield in the presence of random process variations. Results on industry-grade standard cell netlists and compact models in 45nm show that EMC predicts reasonable results at least 1,000 times faster than MC.

EXALT

Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesison in current clock tree synthesis algorithms. It is based on the timing characterization of a reference inverter, which can be performed for different process corners to account for process variability. Simulation results show that the model is accurate to within 10% for the most common inverter an

BIBLE