Titlebook: High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications; Weitao Li,Fule Li,Zhihua Wang Book 2018 Springer

negation

書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications影響因子(影響力)




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications影響因子(影響力)學(xué)科排名




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications網(wǎng)絡(luò)公開度




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications網(wǎng)絡(luò)公開度學(xué)科排名




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications被引頻次




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications被引頻次學(xué)科排名




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications年度引用




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications年度引用學(xué)科排名




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications讀者反饋




書目名稱High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications讀者反饋學(xué)科排名

enterprise

凹處

Reference Voltage Buffer,and high-resolution data conversion. In this chapter, we focus on the reference voltage buffer design. First, the traditional narrow-bandwidth buffer and wide-bandwidth buffer are depicted. The narrow-bandwidth one usually needs the large decoupling capacitors, which are difficult to be integrated o

Obstreperous

Coordinate

Comparator,curacy, but also in the speed of the data conversion. In this chapter, we discuss how to provide a comparator for a power-efficient and high-performance ADC. First, the circuit techniques that help to relax the requirements of the comparator are presented. Both the redundancy technique and the refer

cardiovascular

Calibration,ow cost. In this chapter, we focus on the calibration techniques for the different ADC architectures. First, the error sources of the pipelined ADC, the SAR ADC, the flash ADC, and the time-interleaved ADC are presented. Second, an overview about the calibration principle is given. Then, we make a s

儲備

Design Case, and capacitor sharing between the first multiplying digital-to-analog converter (MDAC) and the second one reduces the total opamp power further. The dedicated sample-and-hold amplifier (SHA) is removed to lower the power and the noise. The blind calibration of linearity errors is proposed to improv

heartburn

Consensus

978-3-319-87213-1Springer International Publishing AG 2018

START

High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications978-3-319-62012-1Series ISSN 1872-082X Series E-ISSN 2197-1854