Titlebook: High Performance Embedded Architectures and Compilers; Fourth International André Seznec,Joel Emer,Theo Ungerer Conference proceedings 2009

審問

Keynote: Compilers in the Manycore Eraconsumer applications. New multimedia, medical and scientific applications will be developed by hundreds of thousands of engineers across the world. These applications, usually provided by ISV, will have to be tuned for thousands of various platform configurations built with different hardware units

AMEND

Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reorderingormation, modification, or offline pre-processing. In this paper, it is evaluated using a sorted linked list, red-black tree, STAMP-vacation, and Lee-TM. The evaluation reveals steal-on-abort is highly effective at eliminating repeat conflicts, which reduces the amount of computing resources wasted,

離開

震驚

Collective Optimizationk to a central database, which is then queried for optimizations suggestions, and the program is then recompiled accordingly. We show that it is possible to learn across data sets, programs and architectures in non-dynamic environments using static function cloning and run-time adaptation without ev

reserve

飲料

MLP-Aware Runahead Threads in a Simultaneous Multithreading Processorreby reducing the number of speculatively executed instructions (and thus energy consumption) while preserving the performance of the runahead thread and potentially improving the performance of the co-executing thread(s). Our experimental results show that MLP-aware runahead threads reduce the numb

Vldl379

ENDOW

Finding Stress Patterns in Microprocessor Workloadsctive in finding stress patterns. Second, we find that threshold clustering is a better alternative than k-means clustering, which is typically used in representative sampling, for finding stress patterns. Overall, we can identify extreme energy and power behaviors in microprocessor workloads with a

ACRID

Communication Based Proactive Link Power Managementble performance degradation and significant power savings. We show that our prediction scheme is about 98% accurate for the SPEC OMP benchmarks and about 93% over all applications experimented. This accuracy helps us achieve link power savings of up to 44% and an average link power savings of 23.5%.

harrow

Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessorsefits of varying the frequencies on a subset of the cores to increase EDP savings. We propose and evaluate integer linear programming based thread mapping schemes in both studies. While these schemes operate with profile data, they can be made to work with partial profiling as well with the help of