Titlebook: Embedded Systems Design with FPGAs; Peter Athanas,Dionisios Pnevmatikatos,Nicolas Skla Book 2013 Springer Science+Business Media, LLC 2013

MIFF

書目名稱Embedded Systems Design with FPGAs影響因子(影響力)




書目名稱Embedded Systems Design with FPGAs影響因子(影響力)學(xué)科排名




書目名稱Embedded Systems Design with FPGAs網(wǎng)絡(luò)公開度




書目名稱Embedded Systems Design with FPGAs網(wǎng)絡(luò)公開度學(xué)科排名




書目名稱Embedded Systems Design with FPGAs被引頻次




書目名稱Embedded Systems Design with FPGAs被引頻次學(xué)科排名




書目名稱Embedded Systems Design with FPGAs年度引用




書目名稱Embedded Systems Design with FPGAs年度引用學(xué)科排名




書目名稱Embedded Systems Design with FPGAs讀者反饋




書目名稱Embedded Systems Design with FPGAs讀者反饋學(xué)科排名

Ventricle

中止

Book 2013ions.? Coverage includes state-of-the-art research from academia and industry on a wide range of topics, including applications, advanced electronic design automation (EDA), novel system architectures, embedded processors, arithmetic, and dynamic reconfiguration.

波動

https://doi.org/10.1007/978-1-4614-1362-2Analog Circuits; Digital Circuits; Embedded Systems; FPGA; Fault Tolerance; Field Programmable Gate Array

描繪

978-1-4899-9262-8Springer Science+Business Media, LLC 2013

轉(zhuǎn)向

轉(zhuǎn)向

Mikrobasierte Verfahren der Datenanalyse,e downscaling at nanoscale. State-of-the-art FPGA chips, which use most recent CMOS technologies and smallest feature sizes to meet high-performance demands, are at the front line to face this problem. In this chapter, we present the design and mapping of a low-cost logic-level aging sensor for FPGA

自戀

Methoden des Knowledge Engineeringains. Existing software-based CEP systems, however, suffer from poor event processing performance because such real-time application domains require high performance. Recent promising approaches would seem to be use of FPGAs in order to accelerate event processing performance. This chapter presents

GILD

eved by dynamically transferring partial configuration bitstreams from off-chip memory to FPGA configuration memory via a specialized datapath. The performance of this datapath can have a significant impact on overall system performance and should be considered early in the design cycle. Unfortunate

gout109

,Grundlagen des Best?rkenden Lernens,e, at the same time, the communication among the modules of the system. The switches are the basic building blocks of such networks, and their design critically affects the performance of the whole system. The way data traverse each switch is governed by the operation of the arbiter and the crossbar