找回密碼
 To register

QQ登錄

只需一步,快速開始

掃一掃,訪問微社區(qū)

打印 上一主題 下一主題

Titlebook: Designing Asynchronous Circuits using NULL Convention Logic (NCL); Scott C. Smith,Jia Di Book 2009 Springer Nature Switzerland AG 2009

[復(fù)制鏈接]
查看: 24097|回復(fù): 39
樓主
發(fā)表于 2025-3-21 19:21:44 | 只看該作者 |倒序?yàn)g覽 |閱讀模式
書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)
編輯Scott C. Smith,Jia Di
視頻videohttp://file.papertrans.cn/269/268902/268902.mp4
叢書名稱Synthesis Lectures on Digital Circuits & Systems
圖書封面Titlebook: Designing Asynchronous Circuits using NULL Convention Logic (NCL);  Scott C. Smith,Jia Di Book 2009 Springer Nature Switzerland AG 2009
描述Designing Asynchronous Circuits using NULL Convention Logic (NCL) begins with an introduction to asynchronous (clockless) logic in general, and then focuses on delay-insensitive asynchronous logic design using the NCL paradigm. The book details design of input-complete and observable dual-rail and quad-rail combinational circuits, and then discusses implementation of sequential circuits, which require datapath feedback. Next, throughput optimization techniques are presented, including pipelining, embedding registration, early completion, and NULL cycle reduction. Subsequently, low-power design techniques, such as wavefront steering and Multi-Threshold CMOS (MTCMOS) for NCL, are discussed. The book culminates with a comprehensive design example of an optimized Greatest Common Divisor circuit. Readers should have prior knowledge of basic logic design concepts, such as Boolean algebra and Karnaugh maps. After studying this book, readers should have a good understanding of the differencesbetween asynchronous and synchronous circuits, and should be able to design arbitrary NCL circuits, optimized for area, throughput, and power. Table of Contents: Introduction to Asynchronous Logic / Ov
出版日期Book 2009
版次1
doihttps://doi.org/10.1007/978-3-031-79800-9
isbn_softcover978-3-031-79799-6
isbn_ebook978-3-031-79800-9Series ISSN 1932-3166 Series E-ISSN 1932-3174
issn_series 1932-3166
copyrightSpringer Nature Switzerland AG 2009
The information of publication is updating

書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)影響因子(影響力)




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)影響因子(影響力)學(xué)科排名




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)網(wǎng)絡(luò)公開度




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)網(wǎng)絡(luò)公開度學(xué)科排名




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)被引頻次




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)被引頻次學(xué)科排名




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)年度引用




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)年度引用學(xué)科排名




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)讀者反饋




書目名稱Designing Asynchronous Circuits using NULL Convention Logic (NCL)讀者反饋學(xué)科排名




單選投票, 共有 1 人參與投票
 

0票 0.00%

Perfect with Aesthetics

 

0票 0.00%

Better Implies Difficulty

 

1票 100.00%

Good and Satisfactory

 

0票 0.00%

Adverse Performance

 

0票 0.00%

Disdainful Garbage

您所在的用戶組沒有投票權(quán)限
沙發(fā)
發(fā)表于 2025-3-21 21:33:27 | 只看該作者
Neurophysiologische Grundlagen der Bewegunger of subtractions + 2) for the general case when . ≠ . (i.e., .0 → .1 + .1 → .1 for each subtraction +.1 → .0, loading a data on the .0 → .1 transition). Additionally, overall TPC is calculated as the worse-case TPC for any operation (e.g., for the original GCD circuit, the worse case operation is
板凳
發(fā)表于 2025-3-22 01:31:38 | 只看該作者
Introduction to Asynchronous Logic,mpared to their synchronous counterparts, without degrading performance. Furthermore, . asynchronous paradigms have a number of additional advantages, especially when designing complex circuits, like Systems-on-a-Chip (SoCs), including substantially reduced crosstalk between analog and digital circu
地板
發(fā)表于 2025-3-22 07:22:46 | 只看該作者
Comprehensive NCL Design Example,er of subtractions + 2) for the general case when . ≠ . (i.e., .0 → .1 + .1 → .1 for each subtraction +.1 → .0, loading a data on the .0 → .1 transition). Additionally, overall TPC is calculated as the worse-case TPC for any operation (e.g., for the original GCD circuit, the worse case operation is
5#
發(fā)表于 2025-3-22 09:40:42 | 只看該作者
Designing Asynchronous Circuits using NULL Convention Logic (NCL)
6#
發(fā)表于 2025-3-22 13:29:33 | 只看該作者
Book 2009arnaugh maps. After studying this book, readers should have a good understanding of the differencesbetween asynchronous and synchronous circuits, and should be able to design arbitrary NCL circuits, optimized for area, throughput, and power. Table of Contents: Introduction to Asynchronous Logic / Ov
7#
發(fā)表于 2025-3-22 17:31:21 | 只看該作者
8#
發(fā)表于 2025-3-22 21:35:38 | 只看該作者
9#
發(fā)表于 2025-3-23 04:13:16 | 只看該作者
10#
發(fā)表于 2025-3-23 08:17:30 | 只看該作者
Combinational NCL Circuit Design,NCL circuit design is similar to synchronous Boolean design, where minimized equations are generated and then mapped to a set of gates; however, NCL circuits must be both input-complete and observable in order to achieve delay-insensitivity.
 關(guān)于派博傳思  派博傳思旗下網(wǎng)站  友情鏈接
派博傳思介紹 公司地理位置 論文服務(wù)流程 影響因子官網(wǎng) 吾愛論文網(wǎng) 大講堂 北京大學(xué) Oxford Uni. Harvard Uni.
發(fā)展歷史沿革 期刊點(diǎn)評(píng) 投稿經(jīng)驗(yàn)總結(jié) SCIENCEGARD IMPACTFACTOR 派博系數(shù) 清華大學(xué) Yale Uni. Stanford Uni.
QQ|Archiver|手機(jī)版|小黑屋| 派博傳思國(guó)際 ( 京公網(wǎng)安備110108008328) GMT+8, 2025-10-11 23:35
Copyright © 2001-2015 派博傳思   京公網(wǎng)安備110108008328 版權(quán)所有 All rights reserved
快速回復(fù) 返回頂部 返回列表
万山特区| 芮城县| 天津市| 郓城县| 邹平县| 台中县| 定日县| 广灵县| 西乌珠穆沁旗| 彰化县| 文登市| 宜宾县| 太白县| 通辽市| 襄樊市| 兴海县| 大兴区| 安宁市| 尚志市| 华池县| 榕江县| 景宁| 合川市| 闵行区| 武山县| 香格里拉县| 汪清县| 绍兴市| 大石桥市| 南涧| 松滋市| 张家界市| 古浪县| 五莲县| 新郑市| 葵青区| 衡阳市| 缙云县| 合江县| 桦南县| 哈尔滨市|