找回密碼
 To register

QQ登錄

只需一步,快速開(kāi)始

掃一掃,訪問(wèn)微社區(qū)

打印 上一主題 下一主題

Titlebook: Design of Very High-Frequency Multirate Switched-Capacitor Circuits; Extending the Bounda Seng-Pan U,Rui Paulo Martins,José Epifanio Franca

[復(fù)制鏈接]
查看: 15898|回復(fù): 35
樓主
發(fā)表于 2025-3-21 19:44:01 | 只看該作者 |倒序?yàn)g覽 |閱讀模式
書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits
副標(biāo)題Extending the Bounda
編輯Seng-Pan U,Rui Paulo Martins,José Epifanio Franca
視頻videohttp://file.papertrans.cn/269/268784/268784.mp4
概述Design of state-of-the-art and most complex SC Analog Filter in CMOS.Detailed circuit and layout optimization technique for very high-frequency CMOS SC circuits.Comprehensive signal spectrum and noise
叢書(shū)名稱The Springer International Series in Engineering and Computer Science
圖書(shū)封面Titlebook: Design of Very High-Frequency Multirate Switched-Capacitor Circuits; Extending the Bounda Seng-Pan U,Rui Paulo Martins,José Epifanio Franca
描述.Design of Very High-Frequency Multirate Switched-Capacitor Circuits. presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed:..-Optimum circuit architecture tradeoff analysis.-Simple speed and power trade-off analysis of active elements.-High-order filtering response accuracy with respect to capacitor-ratio mismatches.-Time-interleaved effect with respect to gain and offset mismatch.-Time-interleaved effect with respect to timing-skew and random jitter with non-uniformly holding.-Stage noise analysis and allocation scheme.
出版日期Book 2006
關(guān)鍵詞CMOS; CMOS analog integrated circuit; Filter; Front-end Filtering; Gain & Offset Compensation; High-Frequ
版次1
doihttps://doi.org/10.1007/b136837
isbn_softcover978-1-4419-3867-1
isbn_ebook978-0-387-26122-5Series ISSN 0893-3405
issn_series 0893-3405
copyrightSpringer-Verlag US 2006
The information of publication is updating

書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits影響因子(影響力)




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits影響因子(影響力)學(xué)科排名




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits網(wǎng)絡(luò)公開(kāi)度




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits網(wǎng)絡(luò)公開(kāi)度學(xué)科排名




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits被引頻次




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits被引頻次學(xué)科排名




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits年度引用




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits年度引用學(xué)科排名




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits讀者反饋




書(shū)目名稱Design of Very High-Frequency Multirate Switched-Capacitor Circuits讀者反饋學(xué)科排名




單選投票, 共有 1 人參與投票
 

0票 0.00%

Perfect with Aesthetics

 

0票 0.00%

Better Implies Difficulty

 

1票 100.00%

Good and Satisfactory

 

0票 0.00%

Adverse Performance

 

0票 0.00%

Disdainful Garbage

您所在的用戶組沒(méi)有投票權(quán)限
沙發(fā)
發(fā)表于 2025-3-22 00:15:26 | 只看該作者
板凳
發(fā)表于 2025-3-22 02:25:37 | 只看該作者
Book 2006rate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering.
地板
發(fā)表于 2025-3-22 05:25:52 | 只看該作者
5#
發(fā)表于 2025-3-22 09:18:17 | 只看該作者
978-1-4419-3867-1Springer-Verlag US 2006
6#
發(fā)表于 2025-3-22 13:17:43 | 只看該作者
https://doi.org/10.1007/b135657red input lower-rate S/H shaping effect. A new ideal improved analog interpolation model has then been presented to entirely eliminate such distortion over the whole frequency axis. Both traditional Bi-phase SC structures and multirate polyphase structures have been described in order to achieve suc
7#
發(fā)表于 2025-3-22 18:57:29 | 只看該作者
8#
發(fā)表于 2025-3-22 22:07:08 | 只看該作者
The Springer International Series in Engineering and Computer Sciencehttp://image.papertrans.cn/d/image/268784.jpg
9#
發(fā)表于 2025-3-23 05:09:06 | 只看該作者
10#
發(fā)表于 2025-3-23 08:15:10 | 只看該作者
https://doi.org/10.1007/b135657ADB in their canonic and non-canonic realizations with L low-speed accumulator and single time-shared accumulator schemes, respectively. Detailed practical IC design considerations and different structures’ pros and cons will be further studied and analyzed next.
 關(guān)于派博傳思  派博傳思旗下網(wǎng)站  友情鏈接
派博傳思介紹 公司地理位置 論文服務(wù)流程 影響因子官網(wǎng) 吾愛(ài)論文網(wǎng) 大講堂 北京大學(xué) Oxford Uni. Harvard Uni.
發(fā)展歷史沿革 期刊點(diǎn)評(píng) 投稿經(jīng)驗(yàn)總結(jié) SCIENCEGARD IMPACTFACTOR 派博系數(shù) 清華大學(xué) Yale Uni. Stanford Uni.
QQ|Archiver|手機(jī)版|小黑屋| 派博傳思國(guó)際 ( 京公網(wǎng)安備110108008328) GMT+8, 2026-2-5 16:09
Copyright © 2001-2015 派博傳思   京公網(wǎng)安備110108008328 版權(quán)所有 All rights reserved
快速回復(fù) 返回頂部 返回列表
玉环县| 临颍县| 永福县| 台北县| 元朗区| 揭阳市| 武安市| 健康| 合川市| 望江县| 宁南县| 定陶县| 襄汾县| 泸州市| 陈巴尔虎旗| 连南| 新邵县| 鞍山市| 新竹县| 永济市| 临清市| 车险| 九台市| 大方县| 乡宁县| 娄烦县| 资阳市| 澄江县| 天津市| 山阳县| 肃宁县| 辽中县| 偃师市| 中牟县| 石城县| 本溪| 乐陵市| 万安县| 青河县| 洱源县| 福清市|