Titlebook: Design of Systems on a Chip: Design and Test; Ricardo Reis,Marcelo Lubaszewski,Jochen A.G. Jess Book 2007 Springer-Verlag US 2007 FPGA.Fie

迫擊炮

Synthesis of FPGAs and Testable ASICs,can logic must be inserted, test vectors generated and fault grading performed to ensure a high level of testability. These efforts complicate and delay the conversion of FPGA designs to ASICs but must be considered by designers of microelectronic systems. Topics covered include: design flow; system

共棲

Book 2007bstraction, from system level to physical design. The third part deals with test methods. The topic is addressed from different viewpoints: in terms of chip complexity, test is discussed from the core and system prospective; in terms of signal heterogeneity, the digital, mixed-signal and microsystem