找回密碼
 To register

QQ登錄

只需一步,快速開(kāi)始

掃一掃,訪問(wèn)微社區(qū)

打印 上一主題 下一主題

Titlebook: Delay Fault Testing for VLSI Circuits; Angela Krsti?,Kwang-Ting Cheng Book 1998 Springer Science+Business Media New York 1998 VLSI.compute

[復(fù)制鏈接]
查看: 47127|回復(fù): 43
樓主
發(fā)表于 2025-3-21 17:17:47 | 只看該作者 |倒序?yàn)g覽 |閱讀模式
書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits
編輯Angela Krsti?,Kwang-Ting Cheng
視頻videohttp://file.papertrans.cn/265/264936/264936.mp4
叢書(shū)名稱(chēng)Frontiers in Electronic Testing
圖書(shū)封面Titlebook: Delay Fault Testing for VLSI Circuits;  Angela Krsti?,Kwang-Ting Cheng Book 1998 Springer Science+Business Media New York 1998 VLSI.compute
描述In the early days of digital design, we were concerned with the logical correctness of circuits. We knew that if we slowed down the clock signal sufficiently, the circuit would function correctly. With improvements in the semiconductor process technology, our expectations on speed have soared. A frequently asked question in the last decade has been how fast can the clock run. This puts significant demands on timing analysis and delay testing. Fueled by the above events, a tremendous growth has occurred in the research on delay testing. Recent work includes fault models, algorithms for test generation and fault simulation, and methods for design and synthesis for testability. The authors of this book, Angela Krstic and Tim Cheng, have personally contributed to this research. Now they do an even greater service to the profession by collecting the work of a large number of researchers. In addition to expounding such a great deal of information, they have delivered it with utmost clarity. To further the reader‘s understanding many key concepts are illustrated by simple examples. The basic ideas of delay testing have reached a level of maturity that makes them suitable for practice. In
出版日期Book 1998
關(guān)鍵詞VLSI; computer-aided design (CAD); design; integrated circuit; modeling; quality; simulation; stability
版次1
doihttps://doi.org/10.1007/978-1-4615-5597-1
isbn_softcover978-1-4613-7561-6
isbn_ebook978-1-4615-5597-1Series ISSN 0929-1296
issn_series 0929-1296
copyrightSpringer Science+Business Media New York 1998
The information of publication is updating

書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits影響因子(影響力)




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits影響因子(影響力)學(xué)科排名




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits網(wǎng)絡(luò)公開(kāi)度




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits網(wǎng)絡(luò)公開(kāi)度學(xué)科排名




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits被引頻次




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits被引頻次學(xué)科排名




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits年度引用




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits年度引用學(xué)科排名




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits讀者反饋




書(shū)目名稱(chēng)Delay Fault Testing for VLSI Circuits讀者反饋學(xué)科排名




單選投票, 共有 0 人參與投票
 

0票 0%

Perfect with Aesthetics

 

0票 0%

Better Implies Difficulty

 

0票 0%

Good and Satisfactory

 

0票 0%

Adverse Performance

 

0票 0%

Disdainful Garbage

您所在的用戶(hù)組沒(méi)有投票權(quán)限
沙發(fā)
發(fā)表于 2025-3-21 21:05:55 | 只看該作者
Path Delay Fault Classification, a test exists. Given various path sensitization criteria, paths are generally classified into several classes: single-path sensitizable, robust, non-robust, functional sensitizable and functional unsensitizable.
板凳
發(fā)表于 2025-3-22 03:27:03 | 只看該作者
地板
發(fā)表于 2025-3-22 05:00:54 | 只看該作者
5#
發(fā)表于 2025-3-22 12:11:11 | 只看該作者
Conclusions and Future Work,“noise faults” such as: distributed delay defects, power bus noise, ground bounce, substrate noise and crosstalk. Analysis shows that excessive noise most of the time leads to delay faults [19]. For example, studies have shown that the increased coupling effects produce interference between signals
6#
發(fā)表于 2025-3-22 16:06:57 | 只看該作者
Die Bedeutung der gest?rten Nasenatmung a test exists. Given various path sensitization criteria, paths are generally classified into several classes: single-path sensitizable, robust, non-robust, functional sensitizable and functional unsensitizable.
7#
發(fā)表于 2025-3-22 19:07:07 | 只看該作者
https://doi.org/10.1007/978-3-7091-9947-3ent holds for the functional sensitizable tests. The higher quality non-robust and functional sensitizable tests can be found by including the timing information into the test generation process. This chapter presents test generation algorithms that can produce high quality tests based on using the
8#
發(fā)表于 2025-3-22 23:21:07 | 只看該作者
9#
發(fā)表于 2025-3-23 04:41:09 | 只看該作者
Allgemeine Methodik der F?zesuntersuchung“noise faults” such as: distributed delay defects, power bus noise, ground bounce, substrate noise and crosstalk. Analysis shows that excessive noise most of the time leads to delay faults [19]. For example, studies have shown that the increased coupling effects produce interference between signals
10#
發(fā)表于 2025-3-23 08:08:18 | 只看該作者
Book 1998ddition to expounding such a great deal of information, they have delivered it with utmost clarity. To further the reader‘s understanding many key concepts are illustrated by simple examples. The basic ideas of delay testing have reached a level of maturity that makes them suitable for practice. In
 關(guān)于派博傳思  派博傳思旗下網(wǎng)站  友情鏈接
派博傳思介紹 公司地理位置 論文服務(wù)流程 影響因子官網(wǎng) 吾愛(ài)論文網(wǎng) 大講堂 北京大學(xué) Oxford Uni. Harvard Uni.
發(fā)展歷史沿革 期刊點(diǎn)評(píng) 投稿經(jīng)驗(yàn)總結(jié) SCIENCEGARD IMPACTFACTOR 派博系數(shù) 清華大學(xué) Yale Uni. Stanford Uni.
QQ|Archiver|手機(jī)版|小黑屋| 派博傳思國(guó)際 ( 京公網(wǎng)安備110108008328) GMT+8, 2025-10-6 13:27
Copyright © 2001-2015 派博傳思   京公網(wǎng)安備110108008328 版權(quán)所有 All rights reserved
快速回復(fù) 返回頂部 返回列表
沐川县| 红桥区| 合水县| 昌都县| 南部县| 黄骅市| 泾阳县| 鄂托克旗| 郑州市| 龙井市| 金溪县| 德安县| 互助| 南宫市| 嘉峪关市| 南开区| 宁安市| 谢通门县| 鸡东县| 布拖县| 封丘县| 寻甸| 龙口市| 繁峙县| 新密市| 炉霍县| 正定县| 西华县| 皮山县| 灵石县| 慈溪市| 浦县| 琼结县| 临猗县| 贵溪市| 德清县| 东兰县| 祁连县| 历史| 云和县| 郸城县|