| 書目名稱 | Customizable Computing | | 編輯 | Yu-Ting Chen,Jason Cong,Bingjun Xiao | | 視頻video | http://file.papertrans.cn/242/241645/241645.mp4 | | 叢書名稱 | Synthesis Lectures on Computer Architecture | | 圖書封面 |  | | 描述 | Since the end of Dennard scaling in the early 2000s, improving the energy efficiency of computation has been the main concern of the research community and industry. The large energy efficiency gap between general-purpose processors and application-specific integrated circuits (ASICs) motivates the exploration of customizable architectures, where one can adapt the architecture to the workload. In this Synthesis lecture, we present an overview and introduction of the recent developments on energy-efficient customizable architectures, including customizable cores and accelerators, on-chip memory customization, and interconnect optimization. In addition to a discussion of the general techniques and classification of different approaches used in each area, we also highlight and illustrate some of the most successful design examples in each category and discuss their impact on performance and energy efficiency. We hope that this work captures the state-of-the-art research and development oncustomizable architectures and serves as a useful reference basis for further research, design, and implementation for large-scale deployment in future computing systems. | | 出版日期 | Book 2015 | | 版次 | 1 | | doi | https://doi.org/10.1007/978-3-031-01748-3 | | isbn_softcover | 978-3-031-00620-3 | | isbn_ebook | 978-3-031-01748-3Series ISSN 1935-3235 Series E-ISSN 1935-3243 | | issn_series | 1935-3235 | | copyright | Springer Nature Switzerland AG 2015 |
The information of publication is updating
|
|
|Archiver|手機(jī)版|小黑屋|
派博傳思國(guó)際
( 京公網(wǎng)安備110108008328)
GMT+8, 2026-1-19 19:35
發(fā)表于 2025-3-21 19:56:22
