Titlebook: Circuit Design for CMOS VLSI; John P. Uyemura Book 1992 Springer Science+Business Media New York 1992 CMOS.MOSFET.VLSI.analog.circuit.circ

檔案

http://image.papertrans.cn/c/image/226588.jpg

Vulnerable

妨礙議事

te delay, device sizing, and I/O buffering. Basic circuits are then composed to form macro elements such as multipliers, where the reader acquires a unified view of architectural performance through par- allelism, and circuit performance through careful attention to circuit-level and layout design optimizatio978-1-4613-6609-6978-1-4615-3620-8

Credence

Perennial長(zhǎng)期的

得體

單純

CMOS Switch Logic,ow greater flexibility or give better performance than that offered by standard CMOS. In this chapter we will examine the more popular alternatives to static circuits. All can be discussed (with varying degrees of success) using the concept of switched logic circuits, so we have chosen to group them

無(wú)法治愈

Design of Basic Circuits,al to a few select design examples. Space limitations prohibit covering too many circuits; besides, original design is part of the fun of working in this field in the first place. Instead, we will concentrate on circuits which have been chosen because of their overall usefulness to the CMOS circuit

單調(diào)女

雇傭兵

9樓