Titlebook: Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures; Mark Wijtvliet,Henk Corporaal,Akash Kumar Book 2022 The Edi

出生

Conclusions and Future Work,This chapter reviews the work presented in this book. Furthermore, future research paths and extensions to this book are presented.

損壞

https://doi.org/10.1007/978-3-030-79774-4Reconfigurable processors; Reconfigurable computing; Reconfigurable systems; Reconfigurable architectur

泰然自若

Stress

Blocks, Towards Energy-efficient, Coarse-grained Reconfigurable Architectures

Dri727

Outmoded

bioavailability

上坡

The Blocks Framework,e generated based on XML files. These hardware implementations can be synthesized either for functional verification on FPGAs or as a full ASIC implementation. A compiler for Blocks is still in development. However, Blocks can be programmed with a special Assembler language called PASM.

Crumple

Energy, Area, and Performance Evaluation,esized and placed and routed using a 40 nm low-power technology node. The results show that Blocks significantly reduces reconfiguration overhead even when compared to an already optimized, but more traditional, CGRA. Blocks reduces reconfiguration energy overhead between 46% and 76% (average 60%).

Conducive

Architectural Model,ocks instances. For area, the model has an error margin between ?4% and +4% for hard-wired Blocks instances and ?2% for reconfigurable instances. For reconfigurable architectures the model execution time is less than eight seconds, whereas a synthesis run takes over two hours to complete. Thus, the