| 期刊全稱 | Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects | | 影響因子2023 | Nuno Louren?o,Ricardo Martins,Nuno Horta | | 視頻video | http://file.papertrans.cn/167/166396/166396.mp4 | | 發(fā)行地址 | Introduces readers to an efficient, multi-objective design methodology and tool for automatic analog IC sizing, which compensates for the effects of process variations.Presents an innovative approach | | 圖書封面 |  | | 影響因子 | This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit’s performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the metho | | Pindex | Book 2017 |
The information of publication is updating
|
|
|Archiver|手機版|小黑屋|
派博傳思國際
( 京公網(wǎng)安備110108008328)
GMT+8, 2025-10-27 22:30
發(fā)表于 2025-3-21 17:04:51
