| 期刊全稱 | Analysis and Design of Networks-on-Chip Under High Process Variation | | 影響因子2023 | Rabab Ezz-Eldin,Magdy Ali El-Moursy,Hesham F. A. H | | 視頻video | http://file.papertrans.cn/157/156196/156196.mp4 | | 發(fā)行地址 | Demonstrates the impact of process variation on Networks-on-Chip.of different topologies.Includes an overview of the synchronous clocking scheme, clock.distribution network, main building blocks in as | | 圖書(shū)封面 |  | | 影響因子 | .This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.. | | Pindex | Book 2015 |
The information of publication is updating
|
|