Titlebook: Analog Circuit Design; Robust Design, Sigma Herman Casier,Michiel Steyaert,Arthur H.M. van Roe Book 2011 Springer Science+Business Media B.

Fortify

978-94-007-9036-0Springer Science+Business Media B.V. 2011

Laconic

Maximize

The World’s Smallest RFID Chip TechnologyUltra-small radio frequency identification (RFID) chip and antenna technology are described. The key technologies used in this ultra-small chip to reduce chip size and cost are embedded antenna, electron beam (EB) memory, double-surface electrode and silicon on insulator (SOI).

Rejuvenate

Diaphragm

Arthr-

Modeling and Simulation of Statistical Variability in Nanometer CMOS Technologies accurate statistical compact model strategies suitable for statistical analogue design. We also study the impact of statistical variability on the design of SRAM cell and possible counter measures that can reduce the impact of the variability and can improve the SRAM yield.

格子架

Radiation Effects and Hardening by Design in CMOS Technologiesdeep submicron technologies. Hardening By Design (HBD) techniques can be applied in commercial-grade CMOS leading to robust ICs capable of satisfying the requirements of space, avionics, nuclear and High Energy Physics (HEP) applications. These techniques are described and their respective advantages and inconveniences are discussed.

CUMB

Noise-Coupled Delta-Sigma ADCSsplit modulators (cross coupling) to get an improved noise shaping performance. Time-interleaving further enhances the noise shaping of the cross-coupled split modulators. Several prototype design examples are provided to demonstrate the effectiveness of the proposed technique.

GRACE

貨物