Titlebook: Architecture of Computing Systems - ARCS 2017; 30th International C Jens Knoop,Wolfgang Karl,Thilo Pionteck Conference proceedings 2017 Spr

只看該作者 · 發(fā)表于 2025-3-25 03:32:49

Fault-Tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support Hardware enhancements to further increase the applicability of the approach are proposed and evaluated with SPEC CPU 2006 benchmarks. The resulting performance overhead is 47% on average, assuming the existence of the proposed hardware support.

只看該作者 · 發(fā)表于 2025-3-25 08:27:36

只看該作者 · 發(fā)表于 2025-3-25 12:59:29

只看該作者 · 發(fā)表于 2025-3-25 16:57:01

只看該作者 · 發(fā)表于 2025-3-25 22:30:31

Exploring ILP and TLP on a Polymorphic VLIW Processor can adapt its issue-width during runtime. By design, the processor can be perceived as a single wide core (8-issue VLIW) or two medium-wide cores (4-issue) or four small cores (2-issue) that can run high-ILP/low DLP, medium-ILP/medium DLP, and low-ILP/high-DLP applications, respectively. Furthermor

只看該作者 · 發(fā)表于 2025-3-26 01:17:27

https://doi.org/10.1007/978-1-4899-3487-1m the ground up having reliability as a major concern. Both operating systems were evaluated through extensive neutron-beam testings on a 28?nm ARM-based state-of-the-art system-on-chip, and their fault tolerance mechanisms reached reductions in the overall cross-sections relative to their baselines

只看該作者 · 發(fā)表于 2025-3-26 05:13:23

只看該作者 · 發(fā)表于 2025-3-26 09:06:14

只看該作者 · 發(fā)表于 2025-3-26 13:41:42

只看該作者 · 發(fā)表于 2025-3-26 17:46:06

		自動(dòng)登錄	找回密碼
密碼			To register

關(guān)于派博傳思			派博傳思旗下網(wǎng)站			友情鏈接
派博傳思介紹	公司地理位置	論文服務(wù)流程	影響因子官網(wǎng)	吾愛(ài)論文網(wǎng)	大講堂	北京大學(xué)	Oxford Uni.	Harvard Uni.
發(fā)展歷史沿革	期刊點(diǎn)評(píng)	投稿經(jīng)驗(yàn)總結(jié)	SCIENCEGARD	IMPACTFACTOR	派博系數(shù)	清華大學(xué)	Yale Uni.	Stanford Uni.
\|Archiver\|手機(jī)版\|小黑屋\| 派博傳思國(guó)際 ( 京公網(wǎng)安備110108008328) GMT+8, 2025-10-23 12:54
Copyright © 2001-2015 派博傳思京公網(wǎng)安備110108008328 版權(quán)所有 All rights reserved