標題: Titlebook: Design, Modeling and Testing of Data Converters; Paolo Carbone,Sayfe Kiaei,Fang Xu Book 2014 Springer-Verlag Berlin Heidelberg 2014 ADC DA [打印本頁] 作者: 哄笑 時間: 2025-3-21 18:19
書目名稱Design, Modeling and Testing of Data Converters影響因子(影響力)
書目名稱Design, Modeling and Testing of Data Converters影響因子(影響力)學科排名
書目名稱Design, Modeling and Testing of Data Converters網(wǎng)絡公開度
書目名稱Design, Modeling and Testing of Data Converters網(wǎng)絡公開度學科排名
書目名稱Design, Modeling and Testing of Data Converters被引頻次
書目名稱Design, Modeling and Testing of Data Converters被引頻次學科排名
書目名稱Design, Modeling and Testing of Data Converters年度引用
書目名稱Design, Modeling and Testing of Data Converters年度引用學科排名
書目名稱Design, Modeling and Testing of Data Converters讀者反饋
書目名稱Design, Modeling and Testing of Data Converters讀者反饋學科排名
作者: 兒童 時間: 2025-3-21 20:52 作者: 細頸瓶 時間: 2025-3-22 01:52
Current and Emerging Trends in the Design of Digital-to-Analog Converters. We present an overview of the digital-to-analog conversion process and delve into DAC characterization by outlining different sources of error and metrics used to quantify the DAC performance. A summary of current-steering (CS) DAC topologies and circuit limitations is provided, and we details fou作者: 消滅 時間: 2025-3-22 04:36
Digitally-Based Calibration Techniques for RF , Modulatorsmploys a test tone applied at the input of the quantizer to evaluate the noise transfer function of the . modulator using the capabilities of the Digital Signal Processing (DSP) platform usually available in mixed-mode systems. Once the modulator’s output bit stream is captured, necessary informatio作者: Critical 時間: 2025-3-22 10:10
Incremental and Extended-Range Data Convertersr of analog samples into a single digital word. Thus, they are a hybrid of Nyquist-rate and noise-shaping (?Σ) ADCs. This makes IDCs useful in applications where very high resolution (16–24 bits) is required, and simple structure and low power are also desirable. By combining the IDC with a serial A作者: obligation 時間: 2025-3-22 13:24 作者: obligation 時間: 2025-3-22 19:59
Time-to-Digital Converters and techniques for precise measurement of time interval that elapses between two physical events. The main objective of the meters which are used for such purposes is the creation of a numerical representation of the measured time interval with as high accuracy and precision as possible. Since the 作者: Mri485 時間: 2025-3-22 23:11 作者: EVADE 時間: 2025-3-23 04:44
Dynamic Testing of Analog-to-Digital Converters by Means of the Sine-Fitting Algorithms (SFAs). At first the sine-fitting procedure used for the estimation of SIgnal-to-Noise And Distortion ratio (.) and Effective Number Of Bits (.) parameters is described. In the following the expressions for the bias and the standard deviation of the . estimator provided by a SFA are derived. Then, 作者: 溝通 時間: 2025-3-23 06:21 作者: expdient 時間: 2025-3-23 13:40
DAC Standardization and Advanced Testing Methodsss the incoming data in digital format and translate the results into the analogue format by means of Digital-to-Analogue Converters (DACs). As a consequence, the quality of the results provided by such equipment depends on the characteristics of the DAC.作者: 無彈性 時間: 2025-3-23 17:01
A Power-Optimized High-Speed and High-Resolution Pipeline ADC with a Parallel Sampling First Stage f its first stage is implemented in CMOS 65?nm technology. It achieves a full-scale input signal range of 2?V differentially with a 1.2?V supply voltage. Simulations show more than 5?dB improvement in signal-to-noise-and-clipping-distortion ratio (SNCDR) and around 8?dB improvement in dynamic range (作者: 揭穿真相 時間: 2025-3-23 21:30 作者: 浪蕩子 時間: 2025-3-23 23:30
Dynamic Testing of Analog-to-Digital Converters by Means of the Sine-Fitting Algorithms time jitter, and time base distortions on the dynamic performance of an ADC are also discussed. Besides, some Multi-Harmonics Sine-Fitting Algorithms (MHSFAs) are briefly described. Finally, the accuracy of the . estimates provided by the considered SFAs and MHSFAs are compared through real-world d作者: Hyperalgesia 時間: 2025-3-24 02:31
Klaus Friese,Christian Plath,Volker Briese its first stage is implemented in CMOS 65?nm technology. It achieves a full-scale input signal range of 2?V differentially with a 1.2?V supply voltage. Simulations show more than 5?dB improvement in signal-to-noise-and-clipping-distortion ratio (SNCDR) and around 8?dB improvement in dynamic range (作者: Chromatic 時間: 2025-3-24 08:52 作者: 翻動 時間: 2025-3-24 13:53
Wassilios E. Fthenakis,Pamela Oberhuemer time jitter, and time base distortions on the dynamic performance of an ADC are also discussed. Besides, some Multi-Harmonics Sine-Fitting Algorithms (MHSFAs) are briefly described. Finally, the accuracy of the . estimates provided by the considered SFAs and MHSFAs are compared through real-world d作者: guzzle 時間: 2025-3-24 17:23 作者: Ballad 時間: 2025-3-24 21:43 作者: 相一致 時間: 2025-3-25 02:21
Klaus Friese,Christian Plath,Volker Briesee and conventional low power design techniques, and presents a parallel sampling technique for pipeline ADC to convert multi-carrier signals efficiently by exploiting the statistical properties of these signals. With the proposed parallel sampling technique, the input signal power of an ADC can be b作者: Tinea-Capitis 時間: 2025-3-25 06:54 作者: Awning 時間: 2025-3-25 11:22
Frühkindliche Dysphagien und Trinkschw?chen. We present an overview of the digital-to-analog conversion process and delve into DAC characterization by outlining different sources of error and metrics used to quantify the DAC performance. A summary of current-steering (CS) DAC topologies and circuit limitations is provided, and we details fou作者: 堅毅 時間: 2025-3-25 15:18
https://doi.org/10.1007/978-3-642-44982-6mploys a test tone applied at the input of the quantizer to evaluate the noise transfer function of the . modulator using the capabilities of the Digital Signal Processing (DSP) platform usually available in mixed-mode systems. Once the modulator’s output bit stream is captured, necessary informatio作者: 割讓 時間: 2025-3-25 17:26 作者: 小歌劇 時間: 2025-3-25 23:29
Frühkindliche Dysphagien und Trinkschw?chenhemes, the charge redistribution is forced by a self-timed mechanism that substitutes a clock in driving a converter operation. One of important implications is that the converter almost does not consume energy in breaks between conversion cycles that can be triggered irregularly in time.作者: 相信 時間: 2025-3-26 00:56 作者: 不發(fā)音 時間: 2025-3-26 04:52
Schlussbemerkung: Offene Fragengitalization as the main part of measurement consists of prefiltering, sampling, windowing, and quantization. In addition to this, the dynamics of the analogue-to-digital (A/D) conversion are also important. Here a trade-off between the number of references for generating the reference levels and th作者: 神刊 時間: 2025-3-26 08:50 作者: 星球的光亮度 時間: 2025-3-26 16:40
Helen May,Margaret Carr,Val Podmoreg. The motivations are both economical and technical. In fact, both the high percentage of testing costs over total production costs and the large increase in the market demand for both Analog-To-Digital (ADC) and digital-to-analog converters have justified investigations and development of new and 作者: freight 時間: 2025-3-26 19:01 作者: 基因組 時間: 2025-3-26 22:17 作者: 冰河期 時間: 2025-3-27 04:15
Signals and Communication Technologyhttp://image.papertrans.cn/d/image/268816.jpg作者: Affirm 時間: 2025-3-27 07:53
Sebastian Bernhardt,Eva-Maria DichtlThis chapter gives an introduction and an overview to correction methods for analog-to-digital converters (ADCs), including methods that are implemented using look-up tables, the method known as dithering, and methods that are based on a mathematical model of the ADC.作者: 懲罰 時間: 2025-3-27 13:18
Modellrisiken und VerhaltensrisikenThere has been a rapid increase in the speed and accuracy of data conversion systems, whose characteristics play a fundamental role in the performance of digital instruments as well as in the quality of measurement systems.作者: 可忽略 時間: 2025-3-27 15:02
Look-Up Tables, Dithering and Volterra Series for ADC ImprovementsThis chapter gives an introduction and an overview to correction methods for analog-to-digital converters (ADCs), including methods that are implemented using look-up tables, the method known as dithering, and methods that are based on a mathematical model of the ADC.作者: 階層 時間: 2025-3-27 19:11
Uncertainty Analysis of Data Converters Testing ParametersThere has been a rapid increase in the speed and accuracy of data conversion systems, whose characteristics play a fundamental role in the performance of digital instruments as well as in the quality of measurement systems.作者: evince 時間: 2025-3-28 01:18
https://doi.org/10.1007/978-3-642-39655-7ADC DAC TDC design; ATE and converter performance; Data acquisition systems; IWADC workshop Orvieto; St作者: 污穢 時間: 2025-3-28 05:49
978-3-662-52145-8Springer-Verlag Berlin Heidelberg 2014作者: 整體 時間: 2025-3-28 10:09
Design, Modeling and Testing of Data Converters978-3-642-39655-7Series ISSN 1860-4862 Series E-ISSN 1860-4870 作者: Irksome 時間: 2025-3-28 13:49 作者: neutrophils 時間: 2025-3-28 16:51
Frühwarnindikatoren und Krisenfrühaufkl?rungss the incoming data in digital format and translate the results into the analogue format by means of Digital-to-Analogue Converters (DACs). As a consequence, the quality of the results provided by such equipment depends on the characteristics of the DAC.作者: conscribe 時間: 2025-3-28 18:50 作者: custody 時間: 2025-3-28 23:59 作者: 抗原 時間: 2025-3-29 06:38 作者: Thyroid-Gland 時間: 2025-3-29 09:50
1860-4862 sustainable data conversion.Outcome of the IWADC workshop 20This book presents the a scientific discussion of the state-of-the-art techniques and designs for modeling, testing and for the performance analysis of data converters. The focus is put on sustainable data conversion. Sustainability has bec作者: 排名真古怪 時間: 2025-3-29 14:48
Sondenern?hrung und Sondenentw?hnungtions where very high resolution (16–24 bits) is required, and simple structure and low power are also desirable. By combining the IDC with a serial ADC, such as a successive-approximation register (SAR) ADC, an .-.. results which has increased accuracy.作者: endoscopy 時間: 2025-3-29 17:02 作者: 吸引力 時間: 2025-3-29 20:50
Digitally-Based Calibration Techniques for RF , Modulatorsn to generate the control signals to tune the ADC parameters for best Signal-to-Quantization Noise Ratio (SQNR) performance is extracted via an LMS software-based algorithm. This approach uses a simple test signature to measure both in-band and out-of-band loop behavior.作者: KIN 時間: 2025-3-30 03:15 作者: 宏偉 時間: 2025-3-30 06:33
Sebastian Bernhardt,Eva-Maria Dichtlnd precision are described. This includes time stretching, time-to-amplitude followed by amplitude-to-digital conversion, the counting method, direct time-to-digital conversions with a digital delay line in the single and Vernier versions, as well as single- and two-stage interpolation methods.作者: capsule 時間: 2025-3-30 08:23 作者: tattle 時間: 2025-3-30 13:19
Time-to-Digital Convertersnd precision are described. This includes time stretching, time-to-amplitude followed by amplitude-to-digital conversion, the counting method, direct time-to-digital conversions with a digital delay line in the single and Vernier versions, as well as single- and two-stage interpolation methods.作者: 傾聽 時間: 2025-3-30 17:12 作者: 消耗 時間: 2025-3-30 23:58
Incremental and Extended-Range Data Converterstions where very high resolution (16–24 bits) is required, and simple structure and low power are also desirable. By combining the IDC with a serial ADC, such as a successive-approximation register (SAR) ADC, an .-.. results which has increased accuracy.
